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1571 ABSTRAm 
Data is communicated between redundant channels 
formatted in blocks having an initial command word 
followed by a destination code, starting address and a 
variable number of data words including a word count. 
The blocks are transmitted between each channel and 
all of the channels over cross-channel data links, each 
channel receiving the data blocks and determining the 
validity thereof by counting the number of data words 
received and comparing that number to the word count 
transmitted for that block. An interrupt signal indica- 
tive of invalidity of a block is provided in the event of 
a miscompare. A stop address is generated for each 
block received for storage at the start address. A mem- 
ory address is generated for each valid word received 
for storage in sequence starting immediately after the 
start address. The next block received has its start ad- 
dress placed immediately at the end of the previously 
received block. 
7 Claims, 7 Drawing Sheets 
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At the other extreme, an IOC function might be im- 
plemented entirely in software, in an embedded soft- 
REDUNDANT CHANNELS ware programmable microprocessor. However, it 
might be noted that the basic tasks of an IOC, namely, 
The invention herein was made in the performance of 5 the movement of data between a set of sources and 
destinations and the control of I/O devices do not de- 
mand the complexities and complete flexibilities offered 
by a micro-processor in such a completely software 
based approach. Furthermore, the arithmetic and data 
es of a microprocessor are not 
essential for the data transfer Operation Of an 1oc. 
Thus, such a microprocessor-based IOC software tends 
to under utilize the microprocessor and, for this reason, 
the microprocessor in such an IOC usually ends up 
15 performing some of the primary control computing 
functions which, in turn, can tend to interfere with the 
JOC’s primary I/O control capabilities. 
SERIAL DATA TRANSMISSION BETWEEN 
work under NASA Contract No. NASA 2-11771 and is 
subject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958 (72 Stat. 435; 42 
U.S.C. 2457). 
07/574,575 filed on Aug. 28, 1990, now abandoned 
which was a continuation of application Ser. NO. 
061924,642 filed on act.. 29, 1986, now U.S. pat, N ~ ,  
4,959,782. 
CROSSREFERENCETORELATED 
APPLICATIONS 
This is a continuation of application Ser. No. 10 manipulation capab 
The invention described herein may employ Some of 
the teachings disclosed and claimed in commonly 
The debate Over which approach is better has been 
going on for some time and is not expected to be re- 
owned co-pending applications filed on even date here- 2o solved here* 
TION FOR AN I N p U T / O ~ T p U T  CONTROLLER rapid control of devices, a microprocessor based ap- 
Ser, No. 06/924,647, now u.s. Pat. No. 4,959,782, and proach is unsuitable. Some of the other difficulties asso- 
Ser. No. 06/924 643 entitled GENERIC MULTI- ciated with a microprocessor based IOC approach in MODE INPUT;OU~PUT CONTROLLER, which 25 this context are: (i) the need for design and verification 
of complex, high performance software, such as re- 
quired by a real time system, (ii) the lack of autono- are hereby expressly incorporated by reference. 
mous, repeatable operations, and (iii) the usually larger 
failure 
A state machine sequencer based IOC, on the other 
hand, can be easily microprogrammed in PROM and 
verified to perform a given set of data transfer and 
device control operations autonomously. However, as 
of hardware, 
with by Tulpule et a], entitled ACCESS ARBITRA- However, in many requiring 
1. Technical Field 
This invention relates to digital communication sys- 
tems and, more particularly, to an input/output control- 3o 
ler for gathering and distributing data in a digital con- 
trol computer system. 
2. Background Art 
of the associated hardware. 
In computer systems* the gather- mentioned above, 8 State machine IOC is very inflexible 
ing and distributing of data is a necessary activity that 35 and may not be cost effective in 
This activity is usually delegated and controlled by an troller components. 
tributes significantly to the system’s overhead since its special type ofinterface, namely, digital links. The man- 
associated hardware and/or software elements diminish 40 agement of these data links between many subsystems 
the overall performance and other capabilities of the involves capabilities unlike those required for 
System available for Performing the Primary control managing localized analog or discrete signals and inter- 
computer functions. The performance and other opera- faces.’ 
tional requirements of IocS are Usually quite demand- In a redundant control computer system, for example, 
ing and vary widely from application to aPPlication. 45 a common task performed by an IOC involves the trans- 
COnSeqUently, there is a critical need in mOSt digital fer of data over a serial data link to and from a s t  of 
control computer Systems for a generic, eficient and redundant channels and (sub)systems which may or 
flexible IOC that can meet the demanding and varying may not computational frame or task synchronized. 
requirements of multiple applications with a low over- These transfers are required to be error free. The trans- 
head. 50 fers are required to occur at certain specific times de- 
The implementation Of an I o c  function may take On pending on events and usually involve a large number 
many forms. For example, an might be constructed of input and output signals such as voting plane signals 
as a rather inflexible state machine microprogrammed in and signals indicative of intermediate results of compu- 
PROM and designed to perform the gathering of inputs tations. 
and distribution of outputs in a predefined and repetitive 55 An IOC, unlike a control processor, is not required to 
manner. Such a state machine could then be specifically perform any sophisticated handling of data, in terms of 
tailored, i.e., microprogrammed, to a particular mode of command response protocol, data redundancy or con- 
operation of the control computer system. sistency. What is required, in the context of redundant 
The resulting IOC, which would be simple to design, data links, is an autonomous internal bus between the 
will operate in a predictable manner and meet the needs 60 IOC and a local processor’s memory involving no con- 
of most single mode operations. However, such an IOC trol processor overhead in the transmission and recep- 
would not meet the flexibility needs of a multimode tion of data to and from other channels and systems 
control computer system in which the data elements which may or may not be synchronized. Such a link 
and the gathering and distribution process itself must interface IOC cannot be used for managing sophisti- 
change either statically or dynamically. Hence, there is 65 cated data buses such as the MIL-STD-1553, LAN, 
a need for more flexible input/output controllers which etc., because they are always asynchronous and require 
can retain some of the simplicity of the state machine sophisticated protocol and data consistency manage- 
approach. ment which are best performed by a dedicated bus con- 
must be performed during each phase of computations. 
Input/Output an t ro l le r  (loch The I o c  function con- 
particularly if it is designed using off-the-shelf 1/0 con- 
In many systems, the IOC’s are required to manage a 
3 
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troller function embedded in a processor. Such sophisti- 
cated links also involve considerable hardware over- 
head. 
The gathering and distribution of data by any IOC 
requires access to memory which is also being used by 
the control processor. This is most commonly done in a 
direct memory access (DMA) mode where the proces- 
sor is requested access to the data/address buses and the 
data is transferred on receipt of a bus grant signal. Dur- 
ing this transfer interval, the processor is essentially 
idle. This loss of real time by the processor linearly 
increases with the number of data transfers by the IOC, 
to a point where it can significantly affect the overall 
throughout capability of the host processor. Another 
difficulty with this DMA approach is that the bus grant 
signal is essentially asynchronous and may take more or 
less time depending upon the processor and its current 
activity. If the bus grant signal is held off for a long 
time, it can lead to loss of rapidly arriving internal bus 
messages, particularly if they are asynchronous in na- 
ture. A common solution to this problem is to buffer the 
incoming bus data. However, this approach has a signif- 
icant hardware penalty and can only provide limited 
relief. Another, new approach, disclosed herein, in- 
volves the use of dual port RAMS which can internally 
arbitrate between two asynchronous data buses for 
memory accesses. However, this also has a significant 
hardware penalty and, though it fulfills the need for an 
autonomous bus between the IOC and the control pro- 
cessor's memory, it is not always affordable. 
In summary, there is a need for an Input/Output 
Controller function by which data may be gathered and 
distributed and by which input/output devices includ- 
ing data links, synchronous or asynchronous in nature, 
are controlled in a flexible, autonomous and predictable 
manner without real time penalty to the host control 
computer in the channel. 
DISCLOSURE OF THE 1NVENTION 
An object of the present invention is to provide the 
control of data links, asynchronous or synchronous in 
nature, for the distribution and gathering of digital data 
to redundant or other elements of a system in a manner 
designed to provide flexibility, independence of com- 
munication format and detectability of signals, messages 
and events. 
Another object of the present invention is to provide 
a generic multimode input/output controller (IOC) 
state machine which provides flexibility, autonomy, 
predictability and simplicity in the gathering and dis- 
tributing of data. 
According to a first aspect of the present invention, 
data is communicated between redundant channels for- 
matted in blocks having an initial command word fol- 
lowed a code indicating its source or its intended desti- 
nation in a memory bank partitioned according to 
source channel, a starting address and a variable number 
of data words. The blocks are transmitted between each 
channel and all of the channels over crosschannel data 
links. Upon reception, a stop address is generated for 
each block received for storage at the start address or its 
equivalent. Memory addresses are also generated for 
each data word received for storage in sequence start- 
ing immediately after the start address. The next block 
received has its start address placed immediately at the 
end of the previously received block. 
According further to this first aspect of the present 
invention, an appropriate communication link such as a 
4 
simple serial link, e.g., using Manchester or NRZ en- 
coding, provides a sufficient degree of signal or proto- 
col error detection capability built into the transmitter 
and receiver elements. Such buses are the ideal solution 
5 for an internal bus between redundant channels and 
systems because they provide some degree of error 
detection without the need for general purpose inter- 
faces as in the case, e.g., of a MIL-STD-1553 bus. The 
transfer operations are controlled by the 1OC which 
10 can be frame synchronized, if needed. However, these 
links, such as the Manchester link, do not provide the 
flexibility of a sophisticated link, such as MIL-STD- 
1553, in terms of distinguishing the sources and destina- 
tions or controlling and monitoring the number of data 
15 words sent in a message. In other words, each transmit- 
ted data item is received by all connected receivers in a 
redundant system. 
The data link disclosed herein may be embodied in a 
serial, Manchester type link that significantly expands 
20 the capabilities of internal buses in,terms of these and 
other diffculties. However, the control of the link 
transmitter and receiver functions by the IOC described 
in the patent does not depend on the specific protocol of 
the Manchester or any other links and is used here only 
25 to illustrate the concepts. The link provides the capabil- 
ity of sending a block message containing a variable 
number of words to a channel and placing them in de- 
sired locations. Each block of words begins with a com- 
mand word (distinguished from data words by a differ- 
30 ent synchronizing pattern at the beginning of the word) 
to specify the destination identification and the starting 
(sub)address for the subsequent data words in the desti- 
nation memory. The destination address may also be 
compared and validated using the local channel address 
35 before the message is considered acceptable. The start- 
ing address is then used by the receiver, in combination 
with the IOC, to generate the memory addresses for all 
subsequent data words within the memory address 
space (Link RAM) allocated for the source channel. As 
40 each new data word is received, the current address 
initialized to the starting address is updated and the data 
is placed in sequential locations pointed to by the value 
of the current address. The process is continued until all 
the data words have been deposited. When a new com- 
45 mand word is received the process is then repeated 
starting at the location pointed to by the new starting 
address. The starting address is deposited immediately 
after the last data word of the last block. 
The expected number of words in a block may also be 
50 placed in the block as the first data word and used to 
determine the valid reception of the complete block. 
Reception of an invalid block then freezes the link re- 
ceiver operation and causes an interrupt which can then 
be used by the processor to identify and discard the 
55 invalid block by using the starting address and the block 
count. 
This very powerful ability to selectively update a 
desired portion of another processor's memory in a 
fault-tolerent, asynchronous manner is a key teaching of 
M) the IOC disclosed herein. When utilized in conjunction 
with the menu select mode of the second aspect of the 
present invention, disclosed below, it in effect permits 
the host CPU to be decoupled from I/O processing so 
that there is no time relation between sequential mem- 
65 ory locations and the reception of messages at memory 
locations of particular blocks. 
In still further accord with this first aspect of the 
present invention, the IOC controller described herein 
5 
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is capable of mapping the data received from all redun- 
dant channels and other subsystems. This, for example, 
may involve use of a unique channel ID code (discrete 
inputs) which changes the RAM bank number to which 
each receiver's incoming data is mapped by the link 5 
controller. 
The present invention satisfies, for redundant sys- 
tems, the need for an autonomous internal bus requiring 
no control processor overhead in the transmission and 
reception of data between channels or systems which 10 
may or may not be synchronized. For example, a simple 
serial link using Manchester or NRZ encoding provide 
sufficient error detection capability which may be built 
into transmitter and receiver elements. Although the 
present invention is not limited thereto, this will, ac- 15 
cording to  the present invention, in most cases, be the 
preferred internal bus between redundant channels and 
systems. 
The throughput capabilities of each of the control 
processors are significantly enhanced without loss of 20 
flexibility, according to the present invention by per- 
forming some of each's tasks via the IOC and by elimi- 
nating the real time overhead associated with the DMA 
approach. The present invention provides an IOC that 
can operate synchronously or asynchronously in multi- 25 
ple modes using an autonomous internal bus requiring 
no control processor overhead in the transmission and 
reception of data to and from other channels and sys- 
tems which may or may not be synchronized. 
the present invention will become more apparent in 
light of the detailed description of a best mode embodi- 
ment thereof, as illustrated in the accompanying draw- 
ing. 
BRIEF DESCRIPTION OF THE DRAWING 
FIG. 1 is a functional block diagram of an input/out- 
put controller (IOC), according to the present inven- 
tion; 
tration unit, such as is illustrated in FIG. 1; 
arbitration unit such as is shown in FIG. 1; 
These and other objects, features and advantages of 30 
35 
FIG. 2 is a block diagram illustration of an IOC Arbi- 40 
FIG. 3 is another block diagram illustration of an 
FIG. 4 is a block diagram illustration of a DMA 
FIG. 5 is one example of a microcode word format 
and the types of fields that can be used for bit mapping 
each of the categories selected to meet the needs of a 
particular application; 
FIG. 6 is a block diagram illustration of a link inter- 50 
face controller, such as is shown in FIG. 1; 
FIG. 7 is a pictorial representation of the manner in 
which data may be stored in Link RAM; 
FIG. 8 is a simplified flow chart illustration of the 
manner in which data is received and handled by the 55 
Link Interface Controller of FIGS. 1 and 6; and 
FIG. 9 is an illustration of three clock periods, corre- 
sponding to one machine cycle of a particular signal 
processor. 
BEST MODE FOR CARRYING OUT THE 
INVENTION 
FIG. 1 is a functional block diagram of an input/out- 
put controller (IOC) 10, according to the present inven- 
tion. An 1OC DataKontrol Bus 12 is shown connected 65 
to various components of the IOC including a Direct 
Memory Access (DMA) controller 14 for controlling 
transfers between a DMA RAM Bank 18, within an 
controller, such as is shown in FIG. 1; 45 
60 
IOC RAM 16 and a number of input/output devices 20 
via the IOC DataKontrol Bus 12; a link interface con- 
troller 22 for controlling transfers between a number of 
link receivers 24 and a partitioned link RAM Bank 26 
via the 1OC DataKontrol Bus 12; an IOC Arbitration 
unit 28 for arbitrating access to the IOC RAM 16 as 
between a host CPU (not shown, which gains access to 
the IOC RAM via a CPU DataKontrol Bus 30) and the 
controller portions of the IOC, i.e., either the DMA 
Controller 14 or the link interface controller 22. The 
CPU is always granted access priority and, in fact, the 
operation of the IOC, according to the present inven- 
tion, is transparent to the CPU as described in more 
detail below. 
The IOC 10 of FIG. 1 also include one or more 
Health/Status and control registers 32 for storing infor- 
mation concerning the present health, status and control 
of the IOC operations. 
The DMA controller can control a variety of input- 
/output devices such as those shown in FIG. 1. The 
devices 20 controlled by the DMA Controller 14 may 
include an input Multiplexer 34 responsive to a plurality 
of analog input signals from internal subsystems on an 
input line 36; an output Multiplexer 38 which provides 
analog output signals on a line 40 for use by external 
subsystems; a converter 42 responsive to analog input 
signals on a line 44 from the input Mux 34 for providing 
AnalogDigital, SynchroDigital, or Frequencynigi- 
tal conversions; a Disk/Terminal Controller 46 for re- 
ceiving digital data words signals on a line 48 from an 
external terminal/controller, and for providing digital 
data signals on the line 48 from the host CPU for the 
purpose of controlling the external subsystem; a Digital- 
/Analog Converter 50 for converting digital signals 
from the IOC Data/Control Bus 12 into analog signals 
on a line 52 for distribution to external subsystems via 
the output Mux 38 for the purpose of controlling them; 
a discrete input signal conditioner 54 responsive to a 
plurality of discrete input signals on a line 56 from exter- 
nal subsystems for the purpose of monitoring their ac- 
tivities; a discrete output unit 58 for providing discrete 
signals on a line 60 to the external subsystems for the 
purpose of controlling them; one or more link transmit- 
ters 62 for providing serial output data on a plurality of 
serial output lines (links) 64 to the other channel@) or 
subsystems in the system; one or more link receivers 24 
responsive to a plurality of input signals 68 from links 69 
from the various channels or other subsystems and as 
conditioned by interface 70. The interface unit 70 may 
be provided in conjunction with the link receiver@) 24 
for the purpose of conditioning the serial input data on 
lines 69 constructing the data words. 
The IOC Link RAM Banks 26 may be partitioned 
into several memory spaces, each corresponding to one 
of the redundant channels or subsystems in the control 
system. The Link RAM Bank 26 shown in FIG. 1 has 6 
such areas, indicating that there may be redundant 
channels or subsystems in the control system. The IOC 
DMA RAM Banks 18 may likewise be partitioned into 
an A/D & D/A section for storing the incoming and 
outgoing digital words, respectively; a discrete I/O 
section for storing the discrete words gathered and 
distributed; and, a CPU deposited section for the pur- 
pose of storing intermediate digital words to be trans- 
mitted to other subsystems. 
As mentioned, the block diagram of FIG. 1 is merely 
a functional diagram and does not necessarily depict, 
nor should it be interpreted as limiting the IOC of the 
7 
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present invention to the exact interconnections or de- The DMA Controller 14, in the embodiment shown 
vices pictured in the IOC 10 of FIG. 1. For example, herein, is capable of controlling up to 32 source and 32 
referring now to FIG. 2, the IOC Arbitration unit ZS destination devices as constrained, in the particular 
may be set up such that the CPU Data/Address Bus 30 embodiment shown, by the 5 bits (SO-4 and DO-4, re- 
interfaces with a Multiplexer 74 and an Arbitration 5 spectively) dedicated for this purpose (see FIG. 5) in 
Logic unit 76 which arbitrates access to the DMA the RAM READ and RAM WRITE operations to be 
RAM Banks 18 as between the DMA Controller 14 and described below. 
the host CPU. As mentioned above, the host CPU is The PROM Sequencer or DMA Controller 14 is 
always granted access. However, any CPU accesses implemented as a state machine that generates address 
which might more than one machine cycle are 10 and control signals from the microcode defined in FIG. 
disallowed. When the DMA Controller 14 requests an 5 which may be resident in U0. Sequencer 
On a line 16, it is granted to the DMA operations can be organized into sequences of micro- 
RAM Banks 18 only if the Arbitration h g i c  76 is cer- coded words of variable sizes. These micro sequences 
tain that the cpu will not be requesting during can be chained together either sequentially (default 
mode) to form longer sequences of IOC operations. A the requested access and complete its task. 
similarly, the roc D ~ ~ ~ / c ~ ~ ~ ~ ~ ~  B~~ 12 of FIG. 1 default block occupies a fixed address locations in the 
PROM 120. can b'e thought of slightly differently, as shown in FIG. 
3 with respect to the Link RAM Banks 26, while still Each microcoded 'peration may be defined by a 
20 24-bit-wide word, as described for but not limited by retaining functional equivalency to the arrangement 
shown in FIG. 1. nus, the Link Controller 22 the particular embodiment disclosed. It should also be noted that the format of the microcode word of FIG. 5 receives data from Link receivers 24 and requests access is an example of the types of fields that can be used. The 
Arbitration unit 28. If the CPU Data/Address Bus 30 is 25 tainly not limited to those disclosed in FIG, and can 
not requesting to the Link RAM Banks 26 and be tailored to meet the specific needs of the application. will not be doing so during the time that it will take for There are catagories of operations disclosed for the 
the Link Interface Controller 22 to gain access and particular embodiment 
complete its task, then Arbitration Logic 80 will grant (,) RAM Read/Destination transfer; 
access via a multiplexer 82. 
Thus, i t  will be observed that the functional block (3) Mux select; and 
diagram of FIG. 1 may be arranged and rearranged in (4) Task control. 
various ways to accomplish the same ends. Therefore, it It should further bk noted that the categories of oper- 
Will be understood by those skilled in the art, that the ations described in the embodiment disclosed are for the 
wide variety of IOC structures and architectures. The bined differently or separated or further enhanced by 
basic teachings disclosed herein, however, will still be additional operational categories within the scope of the 
present. In connection with this thought, it will be ob- invention disclos& herein. F~~ a link receiver 
served at this time that the architectures disclosed in can be managed using a separate catggory for transfer- 
FIGS. 4 and 6 for, respectively, a DMA Controller and 40 ring data to RAM at locations specified in the micro- 
a Link Interface Controller are similarly merely two code. This feature is particularly convenient for syn- 
examples of many such architectures which could be chronous links but can also be used for asynchronous 
constructed using the teachings Of the present inven- l i d  receivers ofany type by permitting update o f m ~  
tion. only when a valid word is received. 
Bit mapping for each of the four catagories is shown 
there illustrated in simplified block diagram form. A in four separate columns of 24 bits each in FIG. 5. AS 
DMA RAM 18 is illustrated interfacing with the DMA noted above, the bit mapping fields shown in FIG, 5 
Controller 14, as in FIGS. 1 and 2. except with a differ- could be expanded, contracted or combined differently 
ent architecture. Of course, as mentioned above, the to meet the needs of particular applications and such 
teachings contained herein will be broadly applicable to 30 structures are entirely within the of this inven- 
a wide variety Of DMA controller architectures not tion. It will be noted that bits 18-22 ofthe RAM READ 
necessarily restricted to those disclosed in FIGS. 1, 2 and the RAM WRITE columns comespond to the five 
and 4. source and destination bits which permit 32 devices to 
The main function of the DMA 'Controller 14, or be controlled by the sequencer, as described above. 
"PROM Sequencer," is the transfer of data between 55 The address and control signals are provided by a 
I/O devices over an I/O data bus 86 and the DMA PROM 120 on a line 122 to various devices including a 
RAM 18 and/or the Link TransmitterW 62. Thus, it PROM Data Latch 124, a Source Decode 126, a Desti- 
will be understood that the 1/0 data bus 86 of FIG. 4 is nation Decode 128, a Multiplexer Select and Multi- 
functionally comparable to the hput/output lines 36, plexer Address Decode 130 and an Analogrnigital 
40, 44, 48, 52, 56, 60 and 64 of FIG. 1. Thus, the bus 60 Converter and Decoder 132. 
transceiver 88 in FIG. 4 will be connected to the de- For a RAM READ operation, the Decode unit 128 is 
vices 20 of FIG. 1. The IOC Data/Control BUS 12 of activated by a signal on a line 133 and the destination 
FIG. 1 is comparable to a data bus 90, an address bus 92 bits 18-22 are decoded in the Destination Decode unit 
and a number of control busses and signals including 128 and one of a plurality of destination strobe lines in 
lines 94, 96, 98, 100, 102, 104, 106, 108, and 110, to be 65 line 96 is activated to enable a particular destination 
described in more detail below. A CPU address bus 300 device as designated by one of the 32 possible destina- 
and a CPU data bus 306 are together comparable to the tion codes provided by it 18-22. Of course, the destina- 
CPU Data/Address Bus 30 of FIGS. 1 and 2. tion decode function could be carried out outside the 
the time that it takes for the DMA Controller 14 to gain 15 mode), selectively (menu mode) or individually (direct ' 
by Of a request On a line 78 Of the IOc size, definition or range of possible operations is cer- 
30 (2) RAM Wnte/Source transfer; 
teachings contained herein may be implemented in a 35 purpose of illustration only. They a n  certainly be corn- 
Referring now to FIG. 49 a DMA Controller 14 is 45 
9 
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DMA Controller 14 and the signals in line 96 could 
correspond to 5 signal lines each carrying one of 5 bits 
for decoding elsewhere. In that case, the Destination 
Decode 128 would be replaced by, for example, a buffer 
for holding the bit values. 
Similarly, for a RAM WRITE operation, the Source 
Decode Unit 126 is activated by a signal on line 1330 
and the PROM 120 provides an address and control 
signal on lines 122 which are decoded by the Source 
Decode unit 126, which in turn provides source strobe 
signal lines in the line 94 to activate that source device 
which will be sending data for storage in DMA RAM 
18 via signal lines in line 86. It should be noted that a 
RAM WRITE operation can also be used for collecting 
data from a synchronously operating link receiver, simi- 
lar to the receiver 24 pictured in FIG. 1, using a unique 
source code and depositing it into the specified RAM 
location, also via line 86. 
The Multiplexer Select and Multiplexer Address De- 
code unit 130 activated by a signal on a line 1336 and is 
responsive to a Mux Select operation as defined by 
words similar to that shown in the third operational 
column of FIG. 5, i.e., the "MUX" column. There, one 
of the converters shown in block 42 of FIG. 1 may be 
selected using mux source strobe lines in lines 98. Simi- 
larly, one of the I/O mux busses 36, 40 of FIG. 1 could 
be selected using strobe lines in lines 100. Similarly, if 
one of the input muxes 34 is selected it will be strobed 
using strobe lines in line 100. 
The A / D  Converter Decode unit 132 of FIG. 4 is 
activated by a signal on a line 133c and is responsive to 
a Task Control operation as defined by a CONTROL 
word corresponding to column 4 of FIG. 5. Units 46, 
50, 54 and 58 of FIG. 1 are considered as sources and 
destinations and therefore require a source and/or desti- 
nation strobe for control. 
The PROM Sequencer 120 is programmed to provide 
the required sequence of events to perform each of the 
system defined I/O transfers. The events are strung 
together to form blocks, identified by an end of block 
bit in the last event. The blocks are then chained to- 
gether to form a sequence of I/O operations. 
The function of the PROM Data Latch 124 is to 
demultiplex, e.g., an 8-bit wide data bus 122 to form 
24-bit words as defined in FIG. 5, and it provides, for 
RAM read/write operations, a 12 bit address on lines 
136 to access any location in the DMA RAM 18 via a 
Control Logic unit 138 which provides the necessary 
address onto the address bus 92 to the DMA RAM, 
with the capability to be offset by an appropriate 
amount. 
It will be noted in FIG. 5 that bit 3 of the first two 
columns corresponds to a link transmit operation. With 
this bit set, data transfers between a destination/source 
and DMA RAM will be simultaneously transmitted by 
a Link Transmitter 62 over cross-channel data links 64 
to all of the channels or subsystems. Such a transfer 
between a source, and the link will always result in a 
write operation, in the present embodiment, to DMA 
RAM whether one is required or not. For example, in 
the Default mode, in which a Default starthtop address 
PROM 150 is in control, link start and stop addresses 
are read from the address PROM 150 (treated as a 
source) and deposited on the links 64. A write to DMA 
RAM is not required but it will occur automatically. 
Therefore, a minimum of two locations in the host CPU 
deposited portion of DMA RAM is dedicated for these 
- 7 -  - ~ 
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types of operations, in the embodiment shown in FIG. 
4. 
The first two link operations within any block mes- 
sage must transmit the link RAM start and stop ad- 
5 dresses for that block. The start address is transmitted 
with the command sync enabled. The link receiver 
control circuitry in the receiving channel decodes the 
sync character and interprets it  as the start of a new 
block of link operations. 
Referring to FIG. 5, it will be noted that bit 4 of the 
CONTROL column contains an End of Frame (EOF) 
which is programmed by the host CPU to be set at the 
end of all macroframe sequences. In other words, at the 
end of a macroframe, the host CPU transmits a control 
l 5  word over the CPU Address Bus 30u into the control 
logic 138 which in turn provides the address latch 140 
with the control word which is in turn passed to an 
address counter 150 which provides the control word to 
the PROM sequencer 120. When decoded, the se- 
2o quencer halts and waits for macrosync to reinitiate the 
10 
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sequence (e.g., default or menu select modes, to be 
described in detail below). EOF also forces the link 
transmitter output lines to the logic levels which repre- 
sent the start of a command sync, thereby distinctively 
marking interframe gaps on the data links (inter word 
gaps are identified by placing the logic levels which 
represent the start of a data sync on the transmitter 
output lines). 
It will be observed by examining bit 16 of each of the 
columns of FIG. 5 that an End of Block (EOB) bit may 
be set in any of the four operational categories. This bit 
is ignored in the default mode which allows a sequence 
of blocks to execute automatically. In the menu select 
mode (to be described below), an EOB causes the se- 
quencer to fetch the next block pointer from a RAM 
block pointer table. For a CPU Block Select mode (to 
be described below), the sequencer waits for the CPU 
to initiate the next block sequence. 
When a control operation is executed with the RTI 
bit (bit 17) set, a real time interrupt is generated by the 
control logic as indicated by a plurality of signals (not 
shown) within a line 104. The RTI may be programmed 
at the end of a block sequence to signal the host CPU 
that the block sequence has completed. 
Each micro coded operation contains a parity bit (bit 
23) which is set to produce odd parity across the entire 
24 bit word (including the parity bit). 
The PROM sequencer 120 operates with a fixed oper- 
ation cycle time that is CPU programmable, in this 
embodiment, from 3 to 10 microseconds, in one micro- 
second increments. In this connection, the host CPU 
may write, via the CPU Data Bus 30b and a bus trans- 
ceiver 152 to the Data Bus 90 for deposit in a Cycle 
Time Select Latch 154. The sequencer PROM address 
counter 150 is updated at the rate specified by the cycle 
time latch 154. The cycle time defaults to 5 microsec- 
onds following the presence of a power-on-reset (POR) 
signal on a line 106 being indicative of the system just 
being turned on. 
The maximum block size, i.e., the maximum number 
of words in a block is determined by the macroframe 
size, Le., the time between macrosync pulses and the 
selected sequencer cycle time. For example, with a 
macroframe (mf) of 12.5 milliseconds and a cycle time 
(ct) of 3 microseconds, the total number of operations 
that can be executed, exclusive of link to RAM trans- 
fers, in a single block would be equal to mf/ct or 4166. 
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Minimum block size is 4 words for the embodiment and interprets it as the start of a new block of link opera- 
shown in FIG. 4. tions. The address embedded in the RAM READ mi- 
The PROM sequencer can operate in any of the fol- crocode points to a table location in DMA RAM that 
lowing operational modes: contains the Link RAM start and stop addresses for 
(1) Default (autonomous); 5 each block. In the default mode the starthtop addresses 
(2) CPU Block Select; are located in PROM 150. 
(3) Menu Select; and The DMA RAM 18, for the embodiment of FIG. 4, is 
(4) PROM Verify. allocated for 4K X 16 bits, mapped on any one K bound- 
The CPU selects the mode by writing to a Mode ary. The memory is fully protected for parity wlth 
Control Latch 156. Mode programming can occur at 10 parity errors logged in an interrupt status latch 156. Bus 
any time. However, the mode change will actually arbitration, to be described in more detail below, allows 
occur at the next macrosync pulse. New mode sequen- the CPU access to read or write any location in the 
ces commence at macrosync for the Default and Menu RAM without loss of real time. 
modes and when initiated by the CPU following an The sequencer detects the following fault conditions: 
EOF in the Block Select mode. 15 PROM parity 
The Default mode is entered via CPU selection or RAM parity 
automatically upon channel power-on-reset (POR). A DMA RAM time-out 
default block of operations is initiated by macrosync Menu table pointer 
and continues until EOF occurs. The sequencer halts Software timer 
until another macrosync reinitiates the cycle. Link op- 20 A DMA RAM time-out fault will occur if the se-. 
erations may be partitioned into as many as 8 subgroups quencer cannot gain access to the DMA RAM during 
in the default mode, in the present embodiment, to elim- the time allotted for that operation. 
inate the need to wait until the end of the macroframe In a similar manner, a menu table pointer fault occurs 
before detecting and declaring faulty link transfers. when the sequencer attempts to read a block pointer 
In the CPU, or table driven modes, the only restric- 25 from the menu table and cannot gain access to DMA 
tion is that each block must contain at least one data RAM (Menu Table mode). 
word. The Link RAM start and stop addresses for each For each of the above faults, an interrupt is generated 
subgroup are contained in the Default Start/Stop Ad- on line 104 and the sequencer continues to operate. For 
dress PROM and are accessed using a source-to-link menu table pointer faults, the sequencer halts and waits 
transfer operation in the sequencer PROM. 
In the CPU Block Select mode, the CPU initiates a Interrupt status information is available to the CPU 
block sequence by writing a PROM block pointer to the via the Interrupt Status register 156. Interrupts are ena- 
PROM Address Latch 140 via CPU Address Bus 30a, bled/disabled via an Interrupt Enable register (not 
the control logic 138 and lines 142. Once initiated, the shown). An interrupt is not generated for A / D  and S/D 
block operations continue until an EOB stops the se- 35 conversion faults. However, a fault bit will be sent in 
quencer. To initiate another sequence, the CPU writes the least significant bit of the A D  or S / D  data word. 
the block sequence start address to the PROM address Referring now to FIG. 6, an embodiment of the func- 
latch 140. The RTI signal on line 104 may be used to tion of the Link Interface Controller 22 of FIG. 1 is 
signal the CPU that the block sequence is complete. described in detail. Of course, it will be understood that 
The CPU can select a menu of block sequences to be 40 many other embodiments are possible. The CPU Data- 
executed automatically during the macroframe. The /Address Bus 30 of FIG. l is shown as two separate 
sequencer cycles through a RAM table (which is lo- CPU Address and Data buses 3on, 306. The IOC Data/- 
cated in the DMA RAM bank) of PROM block point- Control Bus 12 of FIG. 1 is similarly shown split into 
ers. The CPU writes the address of the first entry in the two separate Data and Address busses 120, 126. The 
RAM table to a Menu Mode Start Address Latch and 45 IOC Arbitration 28 function of FIG. 1 and the similar 
lncrementer 155 (while in another mode or with DMA arbitration logic function 80 of FIG. 3 may be thought 
disabled). At macrosync, the sequencer obtains the first of, in FIG. 6 as functionally contained in a Transfer 
two entries in the RAM table and begins executing the Control 160. 
operations associated with the first block pointer. When The following description of a link controller’s opera- 
EOB occurs, the sequencer starts on the next bldck and 50 tion is specifically oriented to a Manchester link proto- 
at the same time fetches the start address of the subse- col. However, as pointed out earlier, the techniques 
quent block from the RAM table. This cycle continues disclosed here are widely applicable to any other link 
until EOF occurs, forcing the sequencer to halt and protocol and such other link protocols are therefore 
wait for the next macrosync to restart at the beginning entirely within the scope of the present invention. The 
of the menu. Because the sequencer also pre-fetchs the 55 link controller of FIG. 6 can transfer data from any 
next block pointer following an EOF, the last entry in asynchronously operating links to the link RAM. 
the table must contain a valid block pointer such as the Clearly, synchronously operating links may be handled 
default start address. as a subset. Synchronously operating links can also be 
In the PROM verify mode the CPU may write the handled by the DMA Controller and mapped to unique 
address of any sequencer PROM location to the PROM 60 RAM addresses, as described earlier. 
Address Latch 110. The CPU may then read the data The transfer of data from the cross-channel data links 
stored at that PROM location. to Link RAM 26 may be an asynchronous operation 
If link operations are included in a block sequence, initiated by the receipt of a transfer request on one of a 
they must meet the criteria of having the first two link plurality of lines 162 from an associated link receiver. 
operations within any block transmitting start and stop 65 The link receiver 24 may include several separate link 
addresses to link RAM for the block. The start address receivers each operating at its own unique frequency. 
is transmitted with the command sync enabled. The link For example, a link receiver with Manchester protocol 
receiver control circuitry decodes the sync character may operate at one MHz and each decodes the 20 bit 
30 for the next macrosync to restart. 
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Manchester serial transmissions received over the plu- 
rality of data links 68. Each Manchester data word 
consists of the following: 
3 bit period sync symbol followed by, 
16 data bits followed by, 1 parity bit. 
Each receiver generates a transfer request on one of 
the lines 162 (a word clock) to the link controller 22 
following the detection of a valid sync pulse and a data 
word, irrespective of the data word validity. 
The Link Receivers 24 will detect the following fault 
conditions and inhibit the transfer of a faulted data word 
to Link RAM: 
Received data not valid (Manchester or parity) 
Multiple receptions. 
The occurrance of either of these conditions need not 
disable transfer of the next valid word from the particu- 
lar link 68. A link fault also generates an interrupt to the 
CPU via a fault status register (interrupt latch 164). The 
fault bits are cleared by the CPU. The CPU may also 
enable and disable transfers from the link receivers by 
programming the receiver enable/disable register. 
In the case of the failure of one of the link receivers, 
in case of a loss of power in another channel, transfers 
of data to the associated block of Link RAM can be 
disabled and the CPU interrupted by blocking transfer 
to the RAM at the discretion of the CUP. The CPU 
must reenable the corresponding link to remove the 
write protection. The link receivers detect the presence 
of a command sync and generate a strobe on a line 166 
to initialize the link RAM address counters. 
The first two link operations within a block define the 
start and stop addresses in RAM allocated for link oper- 
ations within that block and are also the first two data 
words transferred to the Link RAM 26 via a buffer 168. 
The start address is also transmitted as a command 
word and is stored in the Block Start Address Latch 
which can be read by the CPU to determine the current 
word and block being updated. 
When the Link Controller receives a command sync 
strobe on a line 166, the associated link RAM address 
counter 174 is initialized to the value of the received 
data word plus a link frame size offset to produce a link 
RAM address. Because the address counter is set to 
zero following POR, the first command word shall be 
stored at a RAM location that is equivalent to the frame 
offset. 
In the embodiment shown in FIG. 6, frame size is 
externally programmable from 128 to 1,024 in incre- 
ments of 128. This information is latched in a frame size 
latch which is kept the same after POR. 
The stop address is stored in the block end address 
latch 171 and is compared via a comparator 227 to the 
current link address in a block RAM address counter 
. 
219 to detect missing link words or overrun of the al- 
lowed block size. A block validity fault is declared by 55 
the transfer controller 16 on a line 229u in response to a 
signal on a line 229 when the current RAM address 
equals zero and the next word does not have a com- 
mand sync, or when the current RAM address is not 
zero and the next word has a command sync. A block 60 
validity fault also occurs when the current link address 
is equal to or exceeds the allowed frame size. Block 
faults generate an interrupt via the interrupt latch 164 
and disable transfers via line 26a, until the CPU reads 
the failed block start address latch 170 and reenables the 65 
corresponding Link Transfer Control 160 logic. Trans- 
fers will then tart when the next command sync is de- 
tected. 
14 
In the embodiment shown in FIG. 6, the maximum 
link RAM allocation is 8K x 16 mapped in any 1K 
boundary with a depth of 128 to 1,023 contiguous loca- 
tions per link. The memory is fully protected for odd 
5 parity With panty errors logged in the interrupt status 
register 164. Bus arbitration by the Transfer Control 
160 allows the CPU access to read/write any location in 
Link RAM 26 without loss of real time. No internal 
block transfers within this Link RAM are permitted to 
10 be performed. Le., such transfers are disallowed. RAM 
mapping is shown in FIG. 7. 
The transfer control 160 logic performs the following 
tasks: 
(1) prioritizes the transfer requests from the link re- 
ceivers and generates link read commands when 
the receiver signals that a valid word, consistent 
with the protocol of the link has been received; 
(2) inhibits transfer of invalid data to RAM by ener- 
gizing the disable transfer line ZaO; 
(3) arbitrates access to the RAM data and address 
buses by monitoring the current and immediately 
anticipated activity of the CPU and accessing the 
buses only when assured of no conflict with the 
CPU operation during the time necessary to exe- 
(4) inhibits data transfer to RAM when block errors 
are detected by energizing the disable transfer line 
Ma. 
When a transfer request is received, the link data is 
30 read from the receiver and stored at the location indi- 
cated by an address counter 174, provided the data 
meets the validity criteria specified previously. In either 
case, the address counter 174 is incremented, pointing 
to the next available RAM location. 
The IOC disclosed herein is also capable of monitor- 
ing and detecting link faults and logging and genetating 
fault messages for interrupting the CPU, if enabled. 
Specifically, these faults include but are not limited to 
the following: 
15 
20 
25 cute the transfer; and 
35 
40 Link receiver faults (24) 
Block validity (160) 
Link RAM parity (RAM parity generator not shown) 
Referring now to FIG. 8, the manner in which data is 
received and handled by the Link Interface Controller 
45 22 of FIG. 6 and the manner in which it is stored in Link 
RAM 26, as illustrated in FIG. 7, will be described in 
more detail. After entering at a step 200, a step u)2 is 
next executed in which a determination is made as to 
whether or not a sync signal is present. If not, step 202 
50 is reexecuted until a sync signal is detected and a step 
204 is next executed in which a transfer request is gener- 
ated over one of the plurality of lines 162 of FIG. 6. A 
step 206 is next executed in which a determination is 
made as to whether or not a parity or Manchester en- 
coding error is present or not. If so, the current RAM 
address is incrernented in a step 208 and step 202 is next 
executed, as before. If there is no error detected in step 
206, a step 210 is next executed in which a determination 
is made as to whether the detected sync signal indicates 
a data or command word. If a command word has been 
detected, a step 212 is next executed in which a determi- 
nation is made as to whether the magnitudes of a start 
and stop latches 170 and 11 are equal. If equal , the 
command word is deposited in both the Block Start 
Address Latch 170 and a word count register (con- 
tained in Block RAM Address Counters 219 of FIG. 6) 
as indicated in a step 214. Step 202 is next executed, as 
before 
5,093,910 
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if it was determined in step 212 that the start and stop 
registers are not equal, then this indicates that a block 
error has occurred. It will then be necessary in a step 
216 to freeze the link until the CPU intervenes and reads 
the start address latch to determine the last word re- 
ceived on the link. A link block error is also declared 
and stored in the interrupt latch 164 and an exit is made 
in a step 218. 
If, on the other hand, a data word had been detected 
in step 210, a step 220 would have been executed instead 
of step 212 in order to determine whether the start and 
stop registers a e equal, but for a different purpose. The 
s ta r thop  latches should be equal when a command 
word is sent but should be unequal for a later word. If 
equal, the step 216 is next executed in which the links 
are frozen until CPU intervention and a link block error 
is declared. An exit is then made in step 218. 
If the start and stop registers are not equal, a word 
count register contained in Block RAM Address Count- 
ers 219 of FIG. 6 is incremented. A step 224 is next 
executed in which a determination is made as to 
whether or not the word count is invalid. If so, step 226 
is next executed in which a determination is made as to 
whether or not the contents of the stop register 171 
(which contains the block size information which was 
transmitted as the second word in the block) is greater 
than or equal to the word count contained in the Block 
RAM Address Counter 219. If so, steps 216 and 218 are 
executed as before. If not, a step 228 is next executed in 
which the data word is deposited in Link RAM 26 at a 
location pointed to be the word counter located in unit 
174. A step 230 is next executed in which a determina- 
tion is made as to whether or not the word just preceed- 
ing the present word was a command sync. This is 
necessary in order to determine whether the present 
word contains a word count. If not, step 202 is next 
executed, as before. If so, then the word count is depos- 
ited in the STOP register located in unit 174 as indicated 
by a step 232. Step 202 is then reexecuted, as before. 
Referring back to FIG. 7, it will be observed that the 
first start address 300 deposited from the first command 
word received after POR is deposited in the first loca- 
tion in a particular channel’s allocated RAM space. This 
start address points to another address 302 in the chan- 
nel’s space at which the next word is deposited, contain- 
ing the stop address or word count for block N. The 
remaining data words 304 in block N are then deposited 
sequentially after this point. A start address 308 from 
the next asynchronously received command word 
would be deposited at the end of the previous block 304. 
This is indicated in FIG. 7 by a start address 308 for 
block N+ 1. As before, this start address will point to 
another address 310 in the channel’s RAM space for 
depositing the STOP address or word count for block 
N +  1. This is deposited in the indicated place 310 and 
additional data words 312 from block N+1 are then 
sequentially deposited after that location. Similarly, for 
the next block (N+2) the start address 314 i s  placed 
right after the end of the previous block. It also points 
to a depository for the stop address 316 in the channel’s 
allocated space. The link data 318 for the N+2 block is 
then deposited after that stop address 316. 
As known in the art, modem microprocessors will all 
have a minimum machine cycle. A machine cycle i s  a 
basic operation such as a memory read or write, an 
input/output device read or write, an interrupt ac- 
knowledge or an internal cycle (register to register 
operation). For example, in the Zilog 28000 CPU, there 
5 
10 
15 
20 
25 
30 
35 
40 
45 
50 
55 
60 
65 
will be found a minimum machine cycle of 3 clocks. For 
that processor. running at I O  MHz, each clock has a 
duration of 1 + nanoseconds. Under most conditions 
this period of one machine cycle is a “safe” period for 
the IOC, in the sense that if a processor were fetching, 
e.g., a word or, better still, an instruction, then the pro- 
cessor will not be in a position to access any other por- 
tion of memory during the same memory cycle. The 
1OC can then access the DMA RAM 18 or link RAM 
26 and execute its transfer operation (read or write), if it 
is fast enough to complete its task well inside the ma- 
chine cycle of the processor. Such a transfer will then 
be truly transparent to the CPU. This technique is a key 
teaching of the present invention. Thus, as illustrated in 
FIG. 9, 3 such clock periods, corresponding to one 
machine cycle for a 28000 CPU, will last for 300 nano- 
seconds. 
However, if one studies the instruction set available 
for a processor, one may find certain operations which 
will require access to a specific address or address block 
for multiple machine cycles without reference to any 
other address. In other words, the processor will not 
release access to that area of memory for many machine 
cycle. For example, in the Zilog 28000 CPU Instruc- 
tion Set there are various Block Transfer and String 
Manipulation Instructions that provide a full comple- 
ment of string comparison, string translation and block 
transfer functions. If a block transfer operation that 
moved a block of memory inside of the DMA or link 
RAM banks to another block of memory also inside the 
DMA or Link RAM banks the IOC would be denied 
access to such RAM until the block transfer was com- 
pleted, thereby creating potentially unacceptable condi- 
tions for the IOC operation. These conditions involve 
cases were the IOC has an urgent need to perform a 
series of transfers (such as link messages to RAM) at 
high speed and the IOC cannot wait for the CPU be- 
cause it may lose the rapidly arriving data items. It is 
possible to double-buffer the data items but this can be 
an expensive hardware solution and provides only lim- 
ited relief. There are only two possible solutions: (1) 
disallow such instructions for IOC RAM, or (2) use a 
dual port RAM (DPR) where memory access is arbi- 
trated on an address by address basis. 
If this first approach of disallowing these operations 
is taken, the IOC Controller 10 can be designed to wait 
for the beginning of each machine cycle to determine, 
using the arbitration logic 28, 76, 80, 138, 160, if the 
CPU is going to access Link RAM 26 or DMA RAM 
18 during the remainder of the present machine cycle 
and/or any subsequent machine cycles. Clearly, this 
wait period is unnecessary, using the second approach, 
based on a DPR. In any case, after this determination is 
made, the IOC Controller 10 is free to access the IOC 
RAM only during the safe periods indicated by the lack 
of use by the host CPU. This is a key teaching of the 
present invention and provides a simple, cost effective 
method of IOC operations transparent to the CPU, as 
described earlier. 
Although the invention has been shown and de- 
scribed with respect to a best mode embodiment 
thereof, it should be understood by those skilled in the 
art that the foregoing and various other changes, omis- 
sions, and additions in the form and detail thereof may 
be made therein without departing from the spirit and 
scope of the invention. 
We claim: 
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1. A method for use in each channel (10) of a redun- 
dant channel control system for gathering and commu- 
nicating redundant data signals between channels over 
cross-channel data links (64,69), the method comprising 
the steps of: 
gathering one or more data signals (36, 48, 56 or 30) 
by means of one or more corresponding devices 
(42, 46, 54 or 28); 
storing the gathered data signals as data words in 
input/output (I/O) memory (18) under the control 10 
of a Direct Memory Access Controller (14) for 
transmission over the cross-channel data link (64); 
transferring data words from the I/O memory (18) to 
a link transmitter (62) under the control of a link 
interface controller (22) for said transmission; 
formatting the data words in data blocks, each block 
having an initial command word having a com- 
mand word identifier protocol followed by an orig- 
ination code and a starting address, the command 
storing the “start address pointer” obtained from 
each received data block at the next available mem- 
ory 1ocation.following the last block stored in a 
subsection of memory corresponding to the origin 
of the data block received as indicated by the 
“origination code”; 
generating a stop address pointer by adding the mag- 
nitude of the “start address pointer” to the “word 
count”; 
storing the stop address pointer at the address (“start 
address”) pointed to by the “start address pointer”; 
and 
storing subsequently received data words in the cor- 
responding data block at sequential memory loca- 
tions after the “start address”. 
3. A memory storage method for use in a redundant 
channel control system for storing received data words 
grouped in blocks transmitted from a channel to other 
channels, comprising the steps of: 
5 
15 
word followed by a vaAable number of other 20 
words, the first other word having a data word 
identifier protocol followed by a word count, the 
second and remaining other words each having a 
data word identifier protocol followed by data 
words; 25 
transmitting the transferred data words in the format- 
ted blocks from the link transmitter to link receiv- 
ers (24) in all of the channels over the cross-chan- 
ne1 data links; 
receiving the transmitted data word blocks in the link 30 
receiver; 
providing, by means of the link interface controller, 
memory address signals for storing the received 
data words in link memory (26) allocated accord- 
ing to the channel from which the associated block 35 
of data words originated and for storing the start- 
ing address in link memory in the next available 
sequential memory location after the end of the 
previously received block for providing a stop 
address according to the starting address plus the 40 
word count and for storing in link memory the stop 
address at the starting address and for storing, in 
link memory, each subsequently received data 
word of the block sequentially after the starting 
address. 45 
2. A method for use in each channel (10) of a redun- 
dant method control system for communicating redun- 
dant data between a plurality of channels, comprising 
the steps of: 
gathering channel-related data by means of one or 50 
more types of devices (42,46, 54, Or 28) for trans- 
mission in blocks of data words; 
transmitting said blocks to the other ones of the plu- 
rality of channels by means of a link transmitter 
receiving transmitted blocks from other channels by 
means of a link receiver (24); 
storing received blocks in channel memory, allocated 
by channel, by means of a link controller (22) 
wherein each received block has one or more initial 60 
word signals at .least having a group of channel 
origination code signal bits (“origination code”), a 
number of start address signal bits (“start address 
pointer”) and a series of word count signal bits 
(“word count”), all remaining data words of each 65 
block each having a group of data signal bits, 
wherein said step of storing a received block com- 
prises: 
(62) over cross-channel data links (64); 55 
receiving, by means of a link receiver (24) in each 
channel, a data block transmitted from any of the 
redundant channels; 
determining, in a link controller (22), the channel 
from which the received data block originated; and 
storing, by means of the link controller (22), the re- 
ceived block of data words in a link memory (26) 
allocated according to the determination of chan- 
nel original wherein each block has one or more 
initial word signals at least having a group of chan- 
nel origination code signal bits (“origination 
code”), a number of start address signal bits (“start 
address pointer”) and a series of word count signal 
bits (“word count”), all remaining data words of 
each block each having a group of data signal bits, 
wherein said step of storing comprises the substeps 
of: 
storing the “starting address pointer’’ obtained from 
each received data block at the next available link 
memory (26) location following the last bock 
stored in a subsection of link memory (26) corre- 
sponding to the origin of the data block received as 
indicated by the “origination code”; 
generating a stop address pointer by adding the mag- 
nitude of the ”start address pointer” to the “word 
count”; 
storing the step address pointer at the address (“start 
address”) pointed to by the “start address pointer”; 
and 
storing subsequently received data words in the cor- 
responding data block at sequential link memory 
locations after the “start address”. 
4. Memory storage apparatus for use in each channel 
(10) of a redundant channel control system for storing 
asynchronously received digital words grouped and 
transmitted serially in blocks from any channel to other 
channels, comprising: 
a link receiver (24), responsive to a block having a 
start address word, a word count word, and a plu- 
rality of data words from the transmitting channel, 
for storing the words of the block, for providing a 
transfer request signal for each word and for pro- 
viding the words in a series in response to a corre- 
sponding series of transfer demand signals; 
a link interface controller (22), responsive to said 
transfer request signals for providing said transfer 
demand signals, for storing said words, for deter- 
mining the identity of the transmitting channel, for 
providing a sequence of addressing signals for stor- 
5.093.9 10 
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ing said start address in the next available sequen- 
tial memory location after the end of the previously 
stored block, for providing a stop address by add- 
ing the start address to the word count, for storing 
said stop address at the start address, and for stor- 
ing said data words starting at the next available 
location after the start address and each subsequent 
data word in sequential memory locations; and 
a link memory (26), responsive to said sequences of 
addressing signals and words, for storing said 
words at the addressed memory locations, the 
memory thus being allocated for storage of blocks 
according to said identity of the transmitting chan- 
nel. 
5. The apparatus of claim 4, wherein alteration or 
storage of words in the link memory (26) is achieved 
only by receiving words from the link receiver (66) 
through the link interface controller (22). 
6. The apparatus of claim 4, wherein said link re- 
ceiver is responsive to a block transmitted from all of 
the redundant channels, including the channel of said 
link receiver. 
7. Apparatus comprising a plurality of channels, each 
channel comprising: 
20 
-,  
a DMA controller (14) for transferring data signals 
received by any of said input means to said DMA 
memory; 
link transmitter means (62); 
a plurality of cross-channel links (64,69) for intercon- 
necting said link transmitter means with said link 
receiver means and with similar link receiver 
means in each other one of said plurality of chan- 
a link interface controller (22) for transferring data 
signals from said DMA memory to said link trans- 
mitter means in data blocks for transmission to all 
of said link receiver means over said cross-channel 
data link, said link interface controller for format- 
ting said blocks with a start address, a word count, 
and data words, and for storing data blocks re- 
ceived by said link receiver means of the related 
channel in said link memory by storing the start 
address in the next available location after the end 
of the last stored block, by storing at the start ad- 
dress a stop address and by storing the data words 
at sequential locations, all within a segregated por- 
tion of said link memory corresDondina to the one 
5 link receiver means (24); 
10 nels; and 
15 
20 
a pluralitybf data signal input means (42, 46, 54, 28); 25 
a link memory (26); 
of said channels from which said data block was 
transmitted over said cross channel links. 
a Direct Memory Access (DMA) memory (18); * * * * *  
30 
35 
40 
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